

Compal Confidential

LA-E822P Schematics Document


INTEL Kabylake-U CPU with DDR4 + AMD GPU(R17M)

AIO M/B

02/21 , 2017

REV : 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Document Number
				LA-E822P M/B	0.1
Date: Friday, March 31, 2017				Sheet	1 of 60



PCIe Port Table		
No.	Port	Device
1	5	DGPU
2	6	DGPU
3	7	DGPU
4	8	DGPU
5	9	LAN
6	10	WLAN/BT
7	11	NA
8	12	NA
9	13	SSD
10	14	SSD
11	15	SSD
12	16	SSD

SATA Port Table		
No.	Port	Device
0	11	ODD
1A	12	HDD
1B	15	NA
2	16	NA

BOARD ID Table	
Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	

USB2.0 Port Table	
Port	Device
1	Cardreader Side IO
2	USB 3.0/2.0 Side IO
3	USB 2.0 Rear IO
4	Web Camera
5	USB 3.0/2.0 Rear IO
6	Mini Card(WiFi/BT)
7	USB 2.0 Rear IO(TYPE-C)
8	USB 2.0 Rear IO
9	NC
10	TOUCH

USB3.0 Port Table		
No.	Port	Device
1	1	USB30 rear IO
2	2	USB30 rear IO (TYPE-C)
3	3	USB30 rear IO (TYPE-C)
4	4	USB30 side IO (Debug)

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	N/A	N/A	N/A
+RTC_VCC_S5	RTC power	ON	ON	ON*
+3V3_DS_W	3.3V DS_W on power rail	ON	ON	ON*
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+12VALW_S5	12V always on power rail	ON	ON	ON
+1.8VALW_S5	1.8V always on power rail	ON	ON	ON
+1.0VALW_S5	1.0V always on power rail	ON	ON	ON
+1.0V_VCCST_S3	1.0V power rail for CPU VCCST	ON	ON	OFF
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+CPU_VCCIO_S0	0.95V power rail for CPU VCCIO	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.05VS_S0	+1.5VS on power rail for CPU VCCSA	ON	OFF	OFF
+CPU_CORE	VCC Core voltage for CPU	ON	OFF	OFF
+VCC_GT_S0	Core voltage for CPU graphic	ON	OFF	OFF
+3VS_DGPU_S0	3.3V power rail for DIS graphic	ON	OFF	OFF
+VGA_CORE_S0	VCC Core voltage for GPU	ON	OFF	OFF
+1.05VS_DGPU_S0	1.05V power rail for DIS graphic	ON	OFF	OFF
+1.35VS_VGA_S0	1.35V power rail for VRAM	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

SKU ID(Project) Table

SKU (UMA&DIS)		DCA30(C5) EVT BOM Configure Table	
431A7A38L01 Scalar SAMSUNG (DIS)	7500U@ PCB@ DIS@ C4@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ GPU@ SC@ HDMII@ N_TYPE_C@ SW_TPM@ SMART@ WOV@	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@ TYPE_C@ EMI@ TYPE_C_ESD@	
431A7A38L02 Scalar SAMSUNG (DIS)	7200U@ PCB@ DIS@ C4@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ GPU@ SC@ HDMII@ N_TYPE_C@ SW_TPM@ SMART@ WOV@	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@	
431A7A38L03 Scalar Micron (DIS)	7100U@ PCB@ DIS@ C5@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ GPU@ SC@ HDMII@ N_TYPE_C@ SW_TPM@ SMART@ WOV@	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@	
431A7A38L04 Scalar Hynix (DIS)	6006U@ PCB@ DIS@ C4@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ GPU@ SC@ HDMII@ N_TYPE_C@ SW_TPM@ SMART@ WOV@	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@	
431A7A38L05 Converter (UMA)	4415U@ PCB@ UMA@ C5@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ CVT@ N_TYPE_C@ Nuvtan@ TPM@ NSMART@ NWOV@	EMI@ ESD@ U22_EMI@	
451A7A38L06 Converter (UMA)	4415U@ PCB@ UMA@ C4@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ CVT@ N_TYPE_C@ ST@ TPM@ NSMART@ NWOV@	EMI@ ESD@ U22_EMI@	
451A7A38L07 Scalar Micron (DIS)	7200U@ PCB@ DIS@ C4@ IRCAM@ RF@ U22@ DEBUG@ Dischg@ NFAN_SW@ GPU@ SC@ HDMII@ N_TYPE_C@ SW_TPM@ NSMART@ NWOV@	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@	
44EA7A38L05	EMI@ ESD@ DIS_EMI@ HDMII@ HDMII_ESD@ U22_EMI@		

BOM Structure Table

BOM Structure	BTO Item
PCB@	LA-D951P 6 Layer PCB
@ and @xxxxx@	Unpop
TP@	Test point
CONN@	Connector part control by ME
EMI@	EMI pop component
@EMI@	EMI unpop component
ESD@	ESD pop component
@ESD@	ESD unpop component
CVT@	eDP to LVDS Converter IC
SC@	Scaler
SW_TPM@	NO HW TPM
DIS@	GPU SKU
DIS_EMI@	GPU EMI pop component
X76@	X76 for VRAM config
UMA@	UMA SKU
C @	C4 Only
C5@	C5 Only
TPM@	HW TPM
HDMII@	HDMI-IN
HDMII@EMI@	HDMI-IN EMI pop component
HDMII@ESD@	HDMI-IN ESD pop component
TYPE_C@	USB TYPE-C
TYPE_C@EMI@	USB TYPE-C EMI pop component
TYPE_C@ESD@	USB TYPE-C ESD pop component
N_TYPE_C@	TYPE-C co-lay USB20 pop component
IRCAM@	IR Camara
SMART@	SMART power on
WOV@	Wake On Voice
NWOV@	Wake On Voice unpop component
RF@	RF pop component
U22@	For U22 CPU crystal pop component
U22@EMI@	For U22 CPU crystal EMI pop component
U42@	For U42 CPU crystal pop component
U42@EMI@	For U42 CPU crystal EMI pop component

EC SM Bus1 Address

Device	Address	HEX
RTD-2136N	1001-0100xb	94
Converter	0110-0010xb	62

PCH SM Bus Address

Device	Address	HEX
GPU	0100-1100xb	4CH
DDR(JDIMM1)	WRITE:0xA0 READ:0xA1	
DDR(JDIMM2)	WRITE:0xA4 READ:0xA5	


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size C	Document Number	LA-E822P M/B		Rev 0.1
Date: Friday, March 31, 2017		Sheet 3 of 60		


G3->S0

S0->S3/DS3




S0/DS3->S0

S0->S5








Interleaved Memory



Notes:

1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.

Security Classification	Compal Secret Data			
Issued Date	2016/08/11	Deciphered Date	2017/08/22	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SKL-U(2/12)DDR3L	Rev 0.1
Size	Document Number	Custom LA-E822P M/B		
Date: Friday, March 31, 2017			[Sign]	6 of 80




SPKR (Internal Pull Down):



TOP Swap Override

0 = Disable TOP Swap mode. ==> Default

1 = Enable TOP Swap Mode.



SMART_PWON	Smart power on select
H	Support Smart Power On
L	No Support Smart Power On



Security Classification		Compal Secret Data		Title	
Issued Date	2016/08/11	Deciphered Date	2017/06/22	SKL-U(5/12)CLK,PM,GPIO LA-E822P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER EMPLOYEES AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE DIVISION OF R&D. IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Revision	
				Effective Date	
				Signature	

GPIO_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default



1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GPIO11_MOSI (Internal Pull Down):


Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = L3 mode






GPU_EVENT# & GC6_FB_EN for NV GPU design



For CG13 reserve GPIO

Remove RH95 and have pull down page 54



2.1.9 add design

		DSP_SEL (GPP_E10)	
		L	H
WVOV_SEL (GPP_F11)	L	AMP Only (DCA10/30/70)	DSP + AMP (DCA70 Only)
	H	5514 + AMP (DCA10/30/70)	DSP+5514+AMP (DCA70 Only)




Figure 3-1. HSI0 Multiplexing on PCH-U




Table 1-2. PCH SKUs

Features	Base-U	Premium-U	Premium-Y
Intel® Rapid Storage Technology (Intel® RST)	AHCI Mode	AHCI and RAID Mode	AHCI and RAID Mode
Total USB 3.0 Ports	4	6	6
Total USB 2.0 Ports	8 ¹	10 ²	6 ³
Total SATA 3.0 Ports (Max. 6Gb/s)	2	3	2
Total PCI Express® Lanes (Gen)	10 (2.0)	12 (3.0)	10 (3.0)
Total Intel® RST for PCIe® Storage and SATA Express® Storage Devices	0	2 ⁵	2 ⁵
Total CSII2 lanes	8 lanes	12 lanes	12 lanes

Notes:

- USB 2.0 port numbers: 1-8
- USB 2.0 port numbers: 1-10
- USB 2.0 port numbers: 1-6
- SATA Express Capable Ports (x2)
- Intel® RST PCIe supports RAID configuration 0/1

Table 1-3. PCH HSI0 Detail

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe*	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe
Premium-U	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe*/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe*/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A

Security Classification	Compal Secret Data		Compal Electronics, Inc. SKL-U(8/12)Power		
Issued Date	2016/08/11	Deciphered Date	2017/08/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-E822P M/B
Date	Friday, March 31, 2017		[Sign]	12 of 60	

Follow net name rule change

Follow 543016_SKL_U_Y_PDG_1_0

+1.0VALW_S5

LC1
MURATA BLM15EG221SN1D
2
SM01000HC00 RF8

+1.0V_APLL

CC53 1 2 1U_0402_6.3VK

Follow 543016_SKL_U_Y_PDG_1_0

+1.0V_AMPHYPLL

RC1481 2 0.0603_5%

CC59 1 2 22U_0603_6.3VK

CC58 1 2 1U_0402_6.3VK

CC56 1 2 1U_0402_6.3VK

CC55 1 2 1U_0402_6.3VK

Follow 543016_SKL_U_Y_PDG_1_0

RC85 1 2 0.0603_5%

CC64 1 2 22U_0603_6.3VK

CC62 1 2 1U_0402_6.3VK

CC60 1 2 1U_0402_6.3VK

CC58 1 2 1U_0402_6.3VK

Follow 543016_SKL_U_Y_PDG_1_0

RC87 1 2 0.0603_5%

CC70 1 2 22U_0603_6.3VK

CC68 1 2 1U_0402_6.3VK

CC66 1 2 1U_0402_6.3VK

CC64 1 2 1U_0402_6.3VK

Follow 543016_SKL_U_Y_PDG_1_0

RC81 1 2 0.0603_5%

CC86 1 2 22U_0603_6.3VK

CC84 1 2 1U_0402_6.3VK

CC82 1 2 1U_0402_6.3VK

CC80 1 2 1U_0402_6.3VK

Follow net name rule change

+3VALW_S5

LC2
MURATA BLM15EG221SN1D
2
SM01000HC00 RF8

+3V_1.8V_HDA

CC59 1 2 22U_0603_6.3VK

CC58 1 2 1U_0402_6.3VK

CC56 1 2 1U_0402_6.3VK

CC55 1 2 1U_0402_6.3VK

Follow net name rule change

+3VS_S0

RC33 1 2 0.0402_5%

LPC 3.3V

+1.8VS_3VS_PGPPA

Follow net name rule change

+3VALW_S5

CC65 1 2 1U_0402_6.3VK

CC67 1 2 1U_0402_6.3VK

CC68 1 2 1U_0402_6.3VK

CC66 1 2 1U_0402_6.3VK

CC64 1 2 1U_0402_6.3VK

Follow net name rule change

+1.0VALW_S5

+3VALW_S5

+1.8VALW_S5

+3VALW_S5

CC71 1 2 22U_0603_6.3VK

CC70 1 2 1U_0402_6.3VK

CC69 1 2 1U_0402_6.3VK

CC68 1 2 1U_0402_6.3VK

CC67 1 2 1U_0402_6.3VK

Follow net name rule change

UC10

SKL-U

Rev.10

CPU POWER 4 OF 4

AB19 VCCPRIM_1P0

AB20 VCCPRIM_1P0

P18 VCCPRIM_1P0

AF18 VCCPRIM_CORE

V21 VCCPRIM_CORE

V22 VCCPRIM_CORE

V23 VCCPRIM_CORE

CCPDSW AL1 CCPDSW_1P0

K17 VCCMPHYAON_1P0

LT VCCMPHYAON_1P0

N15 VCCMPHYGT_1P0_N15

N16 VCCMPHYGT_1P0_N16

P15 VCCMPHYGT_1P0_P15

P16 VCCMPHYGT_1P0_P16

K15 VCCAMPHYPLL_1P0

LT5 VCCAMPHYPLL_1P0

V15 VCCAPLL_1P0

AB17 VCCPRIM_1P0_AB17

V18 VCCPRIM_1P0_V18

AD17 VCCDSW_3P3_AD17

AD18 VCCDSW_3P3_AD18

AJ17 VCCDSW_3P3_AJ17

AJ19 VCCDA

AJ16 VCCDA

AF20 VCCSRAM_1P0

AF21 VCCSRAM_1P0

AF22 VCCSRAM_1P0

AJ21 VCCPRIM_3P3_AJ21

AK20 VCCPRIM_1P0_AK20

N18 VCCAPLEBB_1P0

SKL-U_BGA1356

15 OF 20

Follow net name rule change

+1.8VALW_S5

+3VALW_S5

VCCPGPP support 1.8V only

VCCPGPPA

VCCPGPPB

VCCPGPPC

VCCPGPPD

VCCPGPPE

VCCPGPPF

VCCPGPPG

VCCPRIM_3P3_V19

T1 VCCPRIM_1P0_T1

AA1 VCCATS_1P0

AK17 VCCRTCPRIM_3P3

AK19 VCCRTC_AK19

BB14 VCCRTC_BB14

CC62 1 2 61U_0601_10V_K_XSR

BB10 DCPRTC

A14 VCCCLK1

K19 VCCCLK2

L21 VCCCLK3

N20 VCCCLK4


A10 VCCCLK5

VCCCLK6

AN11

AN13


Change to us net name



Security Classification		Compul Secret Data		Title	
Issued Date	2016/08/11	Deciphered Date	2017/06/22	<i>SKL-U(11/12)GND</i> <i>LA-E822 M/B</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D TO ANY OTHER DEPARTMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Rev	Date			Quantity	Document Number
	1	2016/08/11	2017/06/22	16	0

Security Classification	Compal Secret Data		Title	
Issued Date	2016/08/11	Deciphered Date	2017/08/22	SKL-U(12/12)CFG,RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D MANAGEMENT DEPT. AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Rev
			Document Number	0.1
			Custom	
			LA-E822P M/B	
			Friday, March 3, 2017	16 of 80


CHANNEL-A



SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0xA0
READ ADDRESS: 0xA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S


PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

Layout Note:
Place near JDIMM1




(8.0 mm)


Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM1






PLACE NEAR TO PIN




Layout Note:
Place near JDIMM1




Layout Note:
Place near JDIMM1









CHANNEL-B




```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS:0xA4
READ ADDRESS: 0xA5
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```




(4.0 mm) STD



Security Classification	Compal Secret Data			Title			Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2015/12/31	Title		DDR4 DIMMB			
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET SHALL NOT BE TRANSFERRED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
				Copies					
				Date:	Friday, March 31, 2017	Sheet	18	of	60



Meso/M16M-R16M-M2-50	Exo/R16M-M1-30
<p>GPIO_11, 12, and 13 are added back.</p> <p>The following balls cease to work as GPIOs or designated functional pins, and become VDDC:</p> <ul style="list-style-type: none"> GPIO_1 GPIO_2 GPIO_14_HPD2 GPIO_18_HPD3 <p>The following ball ceases to work as a GPIO or designated functional pin, and becomes NC:</p> <ul style="list-style-type: none"> GPIO_7_BLON <p>*"Topaz" allocates 11 more VDDC balls so that the total number of VDDC balls becomes 36.</p> <p>The following functional balls on earlier generations of ASICs are reassigned as the additional VDDC balls:</p> <ul style="list-style-type: none"> VARY_PL (AB11) DIGON (AB12) GENERCA (AB13) GENERCC (W9) DDCCLK (AC11) DDC2DATA (AC13) HPD1 (AC14) GPIO_1 (U10) GPIO_2 (T10) GPIO_18 (W10) GPIO_14_HPD2 (Y9) 	<p>The following balls cease to work as GPIOs or designated functional pins, and become NC:</p> <ul style="list-style-type: none"> GPIO_1 GPIO_2 GPIO_7_BLON GPIO_11 GPIO_12 GPIO_13 GPIO_14_HPD2 GPIO_18_HPD3 <p>*"Sun" has a total of 25 VDDC balls.</p> <p>The 11 balls listed in the "Topaz" column are NC on "Sun".</p>



When PS_2 bit 3=0, PS_0 bits [3:1] define the size of the Primary Memory Aperture as per table opposite

Setting Memory Aperture Size


PS_0[3] romidcf_g_2	PS_0[2] romidcf_g_1	PS_0[1] romidcf_g_0	Memory Aperture Size
0	0	0	128 MB
0	0	1	256 MB
0	1	0	64 MB
0	1	1	Reserved
1	0	0	512 MB-Not Supported
1	0	1	1 GB-Not Supported
1	1	0	2 GB-Not Supported
1	1	1	4 GB-Not Supported

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11

Resistor Divider Lookup Table


R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111



4GB 1x8 resistors are required


Memory ID Setting						
Board Config[2:0]		Memory Type	Configuration	Channel Size	Vendor P/N	Compal P/N
ID	[2:0]					
0	000	Samsung	128Mx32 2PCS	1GB	K4G41325FE-HC28	SA00009TT40
1	001	Hynix	128Mx32 2PCS	1GB	H5GC4H24AJR-R0C	SA00008HQ00
2	010	Micron	256Mx32 2PCS	2GB	MT61J256M32HF-60	SA000096K40
3	011	Samsung	256Mx32 2PCS	2GB	K4G80325FB-HC28	SA000092D20
4	100	Hynix	256Mx32 2PCS	2GB	H5GC8H24MJR-R0C	SA00009U20

X7673738L01 : RV20 = 4.53K , RV22 = 2K
X7673738L02 : RV20 = 6.98K , RV22 = 4.99K
X7673738L03 : RV20 = 4.53K , RV22 = 4.99K




Security Classification	Compal Secret Data	Title
Issued Date	2015/10/01	Deciphered Date
	2016/10/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		<p>Compal Electronics, Inc.</p> <p>R16M-M1-30(2/5) MSIC</p> <p>LA-E822P M/B</p> <p>Size: Custom</p> <p>Date: Friday, March 31, 2017</p> <p>Sheet 20 of 60</p>

+1.8VALW TO +1.8VGS
+0.95VALW TO +0.95VGS
Load switch



+3VALW to +3VGS



2.7V~5.5V, 2.0A

DVT: Change +3VGS solution to RT9742

DGPU Power Sequence


1. ODM uses different design for (0.95V/3.3V);
Please ensure that the design can be provided enough power and
complies with AMD requirements posted on ORC.

Please ensure that all GPU power sequence are meet with AMD requirement
: "R17M-M1-70/R17M-M2-50" has the following requirements with regards to
power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.

It is recommended that the 3.3-V rail ramp up first. The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 μ s before VDDC, VDDCI, and VMEMIO start to ramp up.

No Use GPU Display Port output




The diagrams illustrate the connection of three diodes (QV6, QV4B, and QV4A) to the DGPU_PWR_EN# signal. Each diode is connected to a specific voltage source through a pull-up resistor (RV43, RV44, or RV45) and a diode (QV6, QV4B, or QV4A). The diodes are connected to the DGPU_PWR_EN# signal through a diode (QV6, QV4B, or QV4A).


- QV6:** Connected to VGA_CORE_S0 (2) through RV43 (470_0603_5% DIS@). The diode is connected to DGPU_PWR_EN# (2) through QV6 (DIS@, L2N7002WT1G_SC-70-3).
- QV4B:** Connected to 1.8VGS_S0 (2) through RV44 (470_0603_5% DIS@). The diode is connected to DGPU_PWR_EN# (2) through QV4B (DIS@, 2N7002KDW_SOT363-6 SB00000PV00).
- QV4A:** Connected to 0.95VGS_S0 (2) through RV45 (470_0603_5% DIS@). The diode is connected to DGPU_PWR_EN# (2) through QV4A (DIS@, 2N7002KDW_SOT363-6 SB00000PV00).

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/10/01	Deciphered Date	2016/10/01	Title R16M-M1-30 (3/5) PWR/GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-E822P M/B	0.1
Date:				Friday, March 31, 2017	Sheet 21 of 60	

+1.35VS_VGA_S0




UV1D @




VGA_CORE Caps in power side sheet

VGA_CORE Caps in power side sheet

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/01	Deciphered Date	2016/10/01	Title	R16M-M1-30(4/5) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-E822P M/B
				Date	Friday, March 31, 2017
				Sheet	22 of 60





Memory Partition A Lower -32 bits





Memory Partition A Upper

- 32 bits






12/20 Swap Data group for layout










建議線路
0.1ux8,1ux8,10ux1
for 1pcs VRAM X32

K4G80325B-HC28
SA000092D20 X76@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/01	Deciphered Date	2014/03/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GDDR5_A Upper	
Size		Document Number		Rev	
		LA-E822P M/B		0.1	
Date:		Friday, March 31, 2017		Sheet	
		25		of 60	




		Pin 45		Pin 47	
		0	1	0	1
Pin 46	0				EP Mode
	1		EP Mode	EEPROM	EEPROM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	LVDS/Converto/CAM/Touch
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-E822P M/B
				Date	Friday, March 31, 2017
				Sheet	28 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-IN conn		
				Size Custom	Document Number LA-E822P M/B	Rev 0.
Date: Friday, March 31, 2017		Sheet 29 of 60				




12/05 add EMI request chock co-lay
LHO1-4 please close to JHO1


12/05 add EMI request chock co-lay
LHO1-4 please close to JHO1




HDMI 1.4* HPD Cost Reduced Level Shifter Design Recommendation






Close to JHDMI2
Close to JHDMI2, <1000mils Length



HDMI-OUT Connector





02/21 ESD modify





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2015/10/02	Title	HDMI IN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, March 31, 2017
				Rev	0.1
				Sheet	30 of 60

SATA HDD Conn.



Place CAP close to JHDD1 <100mil

SATA ODD Conn




Place CAP close to JODD1 <100mil

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	HDD/ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	0.1
				Customer	LA-E822P M/B	

WOL circuit (Connect +3V_LAN to +3VALW)

+3.3V_LAN rising time (10%~90%) need > 0.5ms and <100ms.

Power (Decoupling Cap.)




LED Status

WOL	status	Yellow
don't care	No Link	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off
on	10M,inactive	
on	10M,active	
on	100M,inactive	
on	100M,active	
on	1G,inactive	
on	1G,active	

always on


blinking



Security Classification		Compal Secret Data		Title	
Issued Date	2015/12/25	Deciphered Date	2016/12/15	LAN RTL8111G/H	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-E822P M/B	
				Date: Friday, March 31, 2017	Sheet 33 of 60

WLAN (WIFI/BT Combo)


WLAN Conn.
NGFF E-KEY



TPM 2.0 Co-lay

- 1.Nuvton_NPCT650LBAYX
- 2.ST_ST33HTPH2E32AAE8
- 3.Infineon_SLB 9670

NEW PART: Nuvton NPCT650LBAYX (Default)
Infineon SLB 9670
ST ST33HTPH2E32AAE8




TPM/TCM IC




(Default)			
Pop / Un-pop For Co-lay	RTP1	RTP10	BOM Config
Nuvton_NPCT650LBAYX (SPI)	V	V	Nuvton@+TPM@
ST_ST33HTPH2E32AAE8(SPI)	X	X	ST@+TPM@
Infineon_SLB 9670(SPI)	X	X	Infineon@+TPM@

For Lenovo

Vinafix.com








NGFF KEY M (SSD)



GPIO Control BIOS SEL PCIE/SATA

Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	SSD (M2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E822P M/B
				Date	Friday, March 31, 2017
				Sheet	35 of 60





Security Classification		Compal Secret Data		Title	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc.	
				HD Audio Codec ALC233	
				LA-E822P M/B	
				Date: Friday, March 31, 2017	Rev 01



Remove RAC37, 1u*1 4.7u*1 (reserve cap)



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2015/12/25	Deciphered Date	2016/12/15	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Amp ANPEC APA6003				
				Size	Document Number			Rev
				Custom	LA-E822P M/B		0.1	
				Date:	Friday, March 31, 2017	Sheet	37 of 60	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	Side USB3.0 x 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Cust	LA-E822P M/B
				Rev	0.1
				Date	Friday, March 31, 2017
				Sheet	38 of 60

Route	Width (mil)
CC1, CC2, PP_CABLE	8
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VIN_3V3, VOUT_3V3, VDDIO, HV_GATE1, HV_GATE2	6
Component GND	10













Table 3. USB Type-C Current Advertisement

CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.95 A






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2015/10/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FAN/Thermal Sensor	
				LA-E822P M/B	
				Date	Rev
				Friday, March 31, 2017	0.1
				Sheet	41 of 60




BARCODE



WIFI Hole


SSD Hole

Other Hole




ON/OFF switch

Power Button




Screw Hole

4.0 mm x 8




CPU Hole

3.8 mm x 4






GPU Hole


3.3 mm x 4



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR SW/LED/SCREW	
Size	Custom	Document Number	LA-E822P M/B	Rev	0.1
Date	Friday, March 31, 2017	Sheet	42	of	60



+12VALW_S5 TO +12VS_S0 (PMOS)



	+12VALW_S5	+12VS_S0	BOM
Converter SKU	+12VALW_S5 = +12VS_S0 , Enable: HW_12V_EN# (Follow SPL_S3#)		RDC7,RDC8,RDC9
Scalar SKU	HW_12V_EN#(Follow SCALAR_ON#)	SUSP# (Follow SPL_S3#)	QDC2,RDC10,RDC16,RDC17,CDC19,CDC17

Module model information
NCP81218_U22U42_COLAY_KBL_V1A.mdd for IC portion
NCP81218_U22U42_COLAY_KBL_V1B.mdd for SW portion

Copy the schematic to new page,
the co-layer location maybe changed.

PRI2, PRI8 place near CPU side.
If the resistors are at HW side and POP, PRI2, PRI8 can be canceled.

PRI11, PRI16 place near CPU side.
If the resistors are at HW side and POP, PRI11, PRI16 can be canceled.

RPH@VCORE:
U22=71.5K PRI30, PRI38 (De-pop)
U23e=71.56K PRI30, PRI38

For U22:
PRI43=De-pop
PRI43, PRI38=Pop

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

For U22:
PRI47=2K, PRI54=De-pop
For U42:
PRI47, PRI54=2K

Close to VCORE1 choke

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS

Close to VCORE1 MOS


Close to VCORE1 MOS

Close to VCORE1 MOS

IccMAX@SA= 5A
RiccMAX@SA= 15.8K ---->PRI65
RiccMAX@SA= IccMAX*2V/10uA/64A
IOUTSP@SA= 5A
RIOUTSP@SA=69.8K ---->PRI14
RIOUTSP= 2V/(gm*(Rth+RCSSP))*IccMAX*DCR
/(RPHSP+Rth+RCSSP))
OCP@SA= 9.5A
RLIMSP@SA=24K ---->PRI5
RLIMSP= 1.3V/(gm*(Rth+RCSSP))*IoutLIMIT*DCR
/(RPHSP+Rth+RCSSP))
Load line@SA= 10.3m
RDRPSP@SA=1.78K ---->PRI4
RDRPSP= Load line*(RPHSP+Rth+RCSSP)
/(gm * DCR) /(Rth+RCSSP)

U22/U42 Load line@GT= 3.1m
RDRPSP@VCORE=2.74K ---->PRI56
RDRPSP= Load line*(RPHSP+Rth+RCSSP)
/(gm * DCR) /(Rth+RCSSP))
U22 IccMAX@GT= 31A
RiccMAX@GT= 97.6K ---->PRI64
U42 IccMAX@GT= 28A
RiccMAX@GT= 88.7K ---->PRI64
RiccMAX@GT= IccMAX*2V/10uA/64A
U22 IOUTSP@GT= 31A
RIOUTSP@GT=67.6K ---->PRI42
U42 IOUTSP@GT= 28A
RIOUTSP@GT=63.4K ---->PRI42
RIOUTSP= 2V/(gm*(Rth+RCSSP))*IccMAX*DCR
/(RPHSP+Rth+RCSSP))
OCP@GT= 39A
RLIMSP@VCORE=29.4K ---->PRI53
RLIMSP= 1.3V/(gm*(Rth+RCSSP))*IoutLIMIT*DCR
/(RPHSP+Rth+RCSSP))


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
		2016/1/22		VR Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	
				0.1	
				Date: Friday, March 31, 2017	
				Sheet 44 of 59	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Deciphered Date	2016/12/2		Title	VR Power Stage
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: 14 May, March 31, 2017				Sheet	46 of 69

+IA_CORE_S0

+VCCCORE




IA_CORE(U22)
22uF_0603*35

IA_CORE(U42)
22uF_0603*30
560uF_10m*1

+GT_CORE_NB_S0

+VCCGT




GT_CORE(U22)
IcCMax=31A
22uF_0603*32
560uF_10m*1



GT_CORE(U42)
IcCMax=31A
22uF_0603*27
560uF_10m*1

+VCCSA_S0

+VCCSA



SA_CORE
U22 22uF_0603*8
U42 22uF_0603*8



VCC_CORE :
U22
22uF*28
1uF*35
U42
330uF*1
22uF*32
1uF*35

VCC_GT :
U22 & U42
330uF*1
22uF*9
1uF*7
0.47uF*4
1uF*9

VCC_SA :
U22 & U42
22uF*9
1uF*7

Security Classification		Compal Secret Data	
Issued Date	2016/12/2	Discontinued Date	2016/12/2
THIS SHEET OF INFORMATION CONTAINS & THE PROPRIETARY INFORMATION OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND BE USED BY OR FOR OTHERS WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			
Rev	0.1	VR Output Cap	
Size		Documen Number	
15mm		46	
15mm		46	

Main source:AON6405

$$PD = I^2 \cdot R_{ds(on)} = 6^2 \cdot 11m \text{ ohm} = 0.396W$$

$$\theta JA = 40^\circ C/W \cdot 0.396W = 15.84^\circ C$$

Second source:

$$PD = I^2 \cdot R_{ds(on)} = 6^2 \cdot 12m \text{ ohm} = 0.432W$$

$$\theta JA = 50^\circ C/W \cdot 0.468W = 21.6^\circ C$$

BOM Control

PL1012 @

HCB2012KF-121T50_0805

PL1013 @

HCB2012KF-121T50_0805

PR1

0.01_1208_1%

$$P = I^2 \cdot R(\max) = 0.3636W$$

main source : LOTES_AJAK0031-P002A
second srouce:Drapho PJSS0056-C011H

Current Limit Function

90W:

Full Load(100%) --> 4.5A

$$V_{trip} = 4.5 \cdot 10m = 45mV$$

$$V_{Limit} = V_{trip}; R_{limit} = (45mV + 0.5mV) / 20uA = 2.275K$$

Trigger(116.7%) --> 5.25A (@105W)

$$V_{trip} = 5.25 \cdot 10m = 52.5mV$$


$$R_{limit} = (52.5mV + 0.5mV) / 20uA = 2.65K$$

Select Rlimit=2.61K

I_Trigger-->5.22A

RTC BATT CONNECTER

+RTCBATT_G3




+3VL_S5


+3VL_RTC_S5



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date	2016/12/2	Title	DCIN / CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Friday, March 31, 2017	Sheet	47	of	59



main source : RT6576D
 second source: TPS51275B-1



+3VALWP
 $I_{max} = 4.2$; $I_{peak} = 6$; $F_{sw} = 355KHz$
 $I_{ocp} = (R_{cs1} \times I_{trip}) / (8 \times R_{dson})$
 $R_{ds} : L/S \rightarrow typ: 10.2m\Omega ; max: 14m\Omega$
 $I_{trip} = 9-11 \mu A$
 $I_{ocp(set)} = 10A-12.7A$
 $I_{in_ripple} = 1.56A$
 Output Cap. $ESR = 17m\Omega$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 2.352A$
 $LIR = \Delta IL / I_{peak} = 0.392$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2] = 177.8\mu F$
 $CINBULK = I_{load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 0.63\mu F$

+5VALWP
 $I_{max} = 5.37A$, $I_{peak} = 7.68A$; $F_{sw} = 300KHz$
 $I_{ocp} = (R_{cs1} \times I_{trip}) / (8 \times R_{dson})$
 $R_{ds} : L/S \rightarrow typ: 10.2m\Omega ; max: 14m\Omega$
 $I_{trip} = 9-11 \mu A$
 $I_{ocp(set)} = 12A-14A$
 $I_{in_ripple} = 2.33A$
 Output Cap. $ESR = 17m\Omega$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 2.660A$
 $LIR = \Delta IL / I_{peak} = 0.391$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2] = 250\mu F$
 $CINBULK = I_{load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 1.88\mu F$

+1.2VP
Vin = 20V
Iin = 7.32*1.2/0.85/20
= 0.51A

Vout = Vfb*[1+(Rt/Rb)]
= 0.75*[1+(6.04K/10K)]
= 1.203V

+1.2VP
Imax=5.12 ; Ipeak=7.32 ; Fsw=285KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9~11 uA
Iocp(set)=11.1~13.2A
Iin_ripple=1.22A
Output Cap. ESR=10mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.64A
LIR=Delta IL/Ipeak=0.36
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=421uF
CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.67uF

+0.6VSP
TDC=0.53A
Ipeak=0.75A


Vo	0.6	
Vin	1.2	
Io	0.75	
PD	0.455	
θJA(main)	52	°C/W
θJA(2nd)	68	

RT8207M:
Quiescent Current (GND Current)
IQ(typ)=0.47mA, IQ(max)=1mA
PD=(Vin-Vout)*Iout + Vin*IQ = 0.455W
θJA= 33.7°C/W*0.903=23.66°C

main source : RT8207MZQW
second source: UP1566PQKF

+2.5VP
Vin = 5V
Iin = 2.5*2.24/0.85/5
= 1.32A


Vinafix.com



+2.5VP
Ipeak=2.24A ; Fsw=1MHz
ILimit=4A
Iin_ripple=0.75A
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=0.568A
LIR=Delta IL/Ipeak=0.25
Cout=[L*(Iout+Delta IL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=11.8uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.78uF

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	Deciphered Date	2016/12/2	Title	+2.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			C		0.1
			Date:	Sheet	50 of 59

main source : RT8130B
second source: NCP1589A



+12VSP
 $I_{max}=2.4A, I_{peak}=3.43A, f_{sw}=300KHz$
 $I_{ocp}=(R_{cs1} \cdot I_{trip})/R_{ds(on)}$
 $R_{ds} : L/S \rightarrow typ: 10.2m\Omega ; max: 14m\Omega$
 $I_{trip}=9-11 \mu A$
 $I_{ocp(set)}=10.11-11.98A$
 $I_{in_ripple}=0.546A$
 $Output\ Cap. ESR=24m\Omega$
 $\Delta IL=[(V_{in}-V_o)/L] \cdot [(V_{out}/V_{in}) \cdot T]=3.404A$
 $LIR=\Delta IL/I_{peak}=0.992$
 $C_{out}=[L \cdot (I_{out}+\Delta IL/2)^2]/[(V_{out}+\Delta V)^2-V_{out}^2]$
 $=9.02\mu F$
 $CINBULK=I_{load} \cdot V_{out} \cdot (V_{in}-V_{out})/(f_{sw} \cdot V_{in}^2 \cdot VINPP)=0.96\mu F$

$$V_{out} = V_{fb} \cdot [1 + (R_t/R_b)]$$

$$= 0.8 \cdot [1 + (2.21K/158)]$$

$$= 11.99V$$

+12VSP
 $V_{in} = 20V$
 $I_{in} = 12 \cdot 2.4/0.85/20$
 $= 2.42A$

+12VSP \rightarrow P.1402 \rightarrow +12VALW_S5
 soldering short

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
		2016/12/02		+12VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
				0.1	
Date:		Sheet		51 of 59	

+VPCH_1.0VP
Ipeak=9.04A, I_{max}=6.33 ; I_{ocp}=14.44A~15.67A


F_{sw}=290K
I_{in_ripple}= 1.38A
Output Cap. ESR=10mohm
R_{ds} L/S --> typ: 10.2mohm ; max: 14mohm
Delta IL=[(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=2.184A
LIR=Delta IL/Ipeak=0.29
C_{out}=[L*(I_{out}+Delta IL/2)^2]/[(V_{out}+Delta V)^2-V_{out}^2]
=806uF
CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.52uF

$$V_{out} = V_{fb} * [1 + (R_t/R_b)]$$


$$= 0.7 * [1 + (4.42K/10.2K)]$$

$$= 1.003V$$

+1VP
V_{in} = 20V
I_{in} = 9.04*1/0.85/20
= 0.53A



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	Deciphered Date	2013/08/29	Title	+VPCH_1.0VP/+12VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev	0.1
Date:	Sheet	52	of	60	




```
+VRAM_1.35VSP
Vin = 20V
Iin = 1.35*5.38/0.85/20
      = 0.3A
```



```
+VRAM 1.35VSP
Imax=2.69A,Ipeak=3.8A ;Fsw=290KHz
Iocp=(Rcs1*Tripp)/Rdson
Rds : L/S --> typ: 10.2mohm ; max: 14mohm
Tripp=9-11 uA
Iocp(set)=11.61-13.56A
Iin_ripple=0.67A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.315A
IL=LRDelta IL/Ipeak=0.346
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=327uF
CINBUFL=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.29uF
```

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	Deciphered Date		2016/12/22		VRAM 1.35V	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET INFORMATION MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE CUSTODY OF THE COMPACT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>Document Number</p> <p>Customer</p>		<p>Rev</p> <p>0.1</p>	
Date:			Sheet		55 of 69	

This is GND_POWER

Vinafix.com

Main : Cooper / CC12H2.5A-TR

2nd : SART / 2.5A_32V S1206-S-2.5A

JUMP_43X118

@PJCT

S FUSE S1206-S-2.5A 32V UL SLOW

PCF1 @

Main : NIKOS / P06P03LVG

Main : AOS/ A04459

PCQ1 P06P03LVG_SO8

Main : Maglayers / 47UH_MSCDRI-105R-470M

2nd : Magic / WQPCRH1005R-470M-N

PCL1 47UH_MSCDRI-105R-470M_2A_20%

PCR10 @ 10_1206_1%

2SNB2 1 2

PCC20 @ 100P_0603_100V8J

PCD1

BX310 SMA2

Main : PANJIT / BX310

2nd : Vishay / VSSA310S

PC9

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19

100P_0603_100V8J


PC19

100P_0603_100V8J

PC19

100P_0603_100V8J

PC19



Main : ACES / 50228-01071-P01

2nd : TBD

JCVT1

LED1

LED2

LED3

LED4

LED5

LED6

LED7

LED8

LED9

LED10

LED11

LED12

LED13

LED14

LED15

LED16

LED17

LED18

LED19

LED20

LED21

LED22

LED23

LED24

LED25

LED26

LED27

LED28

LED29

LED30

LED31

LED32

LED33

LED34

LED35

LED36

LED37

LED38

LED39

LED40

LED41

LED42

LED43

LED44

LED45

LED46

LED47

LED48

LED49

LED50

LED51

LED52

LED53

LED54


LED55

LED56

LED57


main source : ACES50228-01071-P01
second source: CVILUX CI1110M2VR0-NH

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		2016/12/2		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				CONVERTER/B		
				Size	Document Number	Rev
				Date:	Sheet	56 of 59



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title	Power Rail	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	0.1
				Date: Friday, March 31, 2017	Sheet	57 of 59

System clock and Reset map



SMBUS Block Diagram

